Optimizing Efficiency for Edge AI Workloads
TetraMem Debuts 22nm Analog In-Memory Computing Chip
The new MLX200 platform, developed with TSMC, slashes energy use for edge AI and complex scientific workloads.
A close-up view of a precision-engineered semiconductor wafer featuring intricate microcircuitry for advanced AI computing.
Photo: Kronos Digital News
Semiconductor startup TetraMem announced the realization of its MLX200 platform on May 16, 2026 [1][2]. The 22nm multi-level resistive random-access memory (RRAM) chip represents a milestone in analog in-memory computing [1]. Developed in collaboration with TSMC, the technology is designed to enhance edge AI and high-performance scientific tasks [1][2].
The MLX200 architecture aims to significantly reduce energy consumption by decreasing data movement during processing [1]. By performing computations directly within memory, the platform addresses common efficiency bottlenecks found in traditional chip designs [2]. This development provides a path for critical improvements in power-constrained devices and large-scale data analysis [1].
Editorial notes
Transparency note
AI assisted drafting. Human edited and reviewed.
- AI assisted
- Yes
- Human review
- Yes
- Last updated
Risk assessment
The risk level is set to high because the source list contains only two independent domains, falling short of the recommended minimum of three.
Sources
Related stories
View all
Topics
About the author
Kronos Digital News Desk covers optimizing efficiency for edge ai workloads and editorial analysis for Kronos Digital News.